

Q2

6. (AMENDED) The semiconductor device of claim 1, wherein the memory unit selecting circuit is a comparator for comparing the identifier with the memory unit selecting signal.

Q3

18. (AMENDED) The semiconductor module of claim 15, wherein the first memory unit selecting circuit is a comparator for comparing the first identifier and the memory unit selecting signal, and the second memory unit selecting circuit is a comparator for comparing the second identifier and the memory unit selecting signal.

Q4

24. (AMENDED) The semiconductor device of claim 23, wherein the resistance element has a resistance value which is higher than a resistance value of the fuse element.

REMARKS

Claims 1-26 are pending. By this Amendment, claims 3, 6, 18, and 24 are amended for clarity and without limiting or narrowing the scope thereof. No new matter is introduced.

As discussed on pages 2-3 of the Office Action, the Examiner indicated that claims 4 and 24 were drawn to allowable subject matter. Claims 1, 5, 7, 9, 10, 11, 12, 13, 14, 15, 17, 19, 20, 21, 25, and 26 were rejected under 35 U.S.C. § 102(b) as being anticipated by Masayuki (U.S. Patent No. 6,262,488). Moreover, the Examiner rejected claims 2, 3, 6, 8, 16, and 18 under 35 U.S.C. § 103(a) as being unpatentable over Masayuki (U.S. Patent No. 6,262,488) in view of Kasa (U.S. Patent No. 5,179,536) according to the rationale discussed on pages 3-4 of the Office Action. Finally, the

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com